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Abstract-- The paper presents a cyclic analog to digital 
converter (ADC) used for gamma spectroscopy.  The 10-bit ADC 
has an input signal range ± 0.8V with the resolution near 1mV.  
The cyclic architecture greatly simplifies the design of 
comparators in conventional successive approximation ADCs for 
such a high-resolution requirement.  To reach a sampling rate 
above 1MHZ, we applied a two-stage pipeline technique.  
Simulation tests indicate that the design can achieve a signal to 
noise ratio about 56dB with the maximum DNL about 0.8LSB.  
The unit-gain bandwidth of operational amplifiers and the 
mismatching of passive components mainly limit the accuracy 
and the differential non-linearity (DNL) of the proposed ADC.   
We applied the sliding scale technique with a 6-bit slider to 
reduce such effects and to improve DNL further down to about 
2%.  The design is implemented using modern 0.35um 2P4M 
CMOS integrated circuit technology.  The overall circuit power 
consumption is less than 100 mW with a 3V power supply, which 
is well suited for portable measurement and remote sensing 
applications.  
I. INTRODUCTION 
A project on gamma spectrometer requires the development 
of a low cost analog to digital converter (ADC) using modern 
CMOS integrated circuit (IC) technology [1].  The proposed 
ADC is to be operated under a single 3V power supply with 
low power consumption for portable measurement and remote 
sensing applications.  Conventional low cost ADCs with 
moderate conversion speed and resolution are mainly based on 
successive approximation (SA) architectures [2].  The SA 
architectures suffer from the deficiency of comparator designs 
for high-resolution requirements and the non-linearity of 
capacitors manufactured using the modern CMOS IC process. 
In this paper, we propose to use cyclic architecture [3] to 
avoid the comparator complications.  To improve conversion 
speed of the cyclic architecture and to compromise the 
required chip area, we propose a two-stage pipeline structure 
[4] to reach sampling rate above 1MHz.  The unit-gain  
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bandwidth of operational amplifiers and the mismatching of 
components mainly limit the accuracy of the cyclic ADC.   
The sliding scale technique [5] is incorporated to reduce such 
effects and to improve differential non-linearity (DNL).  The 
design goal is to reach 10-bit conversion with resolution near 
1mV and the differential non-linearity (DNL) less than 5%.  
For manufacture considerations, the design is based on 0.35μ
m 2P4M process parameters.  Figure 1 is the overall structure 
of the present ADC.  Details of the design and performance are 














Fig.1.  Block diagram of the analog to digital converter  
II. PIPELINED CYCLIC ARCHITECTURE 
The basic architecture consists of a sample/hold circuit, a 
three-level comparator, a residual processor, and a digital 














  Fig. 2.  Two-stage pipelined cyclic structure   
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  The sample/hold circuit is designed in a fully differential 
form with an auto-zeroing feature and has an input signal 
range of ±0.8V.  To reduce noise effects, relatively large 
CMOS switches and capacitors were used.  
The three-level comparator block consists of two fully 
differential dynamic comparators and a three level digital 
decoder.  The comparator has a linear threshold adjusting 
circuit [6] and has no power consumption during standby.  
Output of the comparator feeds to the residual processor and is 
temporarily stored for digital correction.   
The residual processor consists of a residual generator and a 
residual amplifier.  The residual is generated according to the 
difference between the input signal and the three-level decoder 
output.  A switching capacitor technique is employed to reduce 
capacitor mismatching effect and for charge injection isolation 
[7], [8].  The residual amplifier then doubles the residual for 
next cycle operation.   
Both the sample/hold circuit and the residual generator 
require the use of operational amplifiers. To reduce common 
mode noise, the operational amplifier is based on a fully 
differential folded-cascode structure with a high-swing biasing 
circuit  as shown in Fig. 3 (a) and (b) respectively.  A common 
mode feedback circuit made of switching capacitors is also 
incorporated to reduce clock feedthrough distortion and to 



















Fig. 3(b)  High swing biasing circuit for operational amplifier 
In the cyclic design, each cycle of conversion needs two 
clock cycles and takes total 20 clock cycles for a 10-bit 
conversion.  We, therefore, use a two-stage pipeline strategy to 
reduce the conversion time.  The design almost doubles the 
conversion speed but only requires little increase in chip area 
mainly due to adding a timing control circuit.  To meet the 
required resolution, the operational amplifier needs a gain of 
70dB and a unit-gain bandwidth of 150MHz.  Simulation has 
been performed to verify the design.  Table I is the 
characteristics of the operational amplifier. 
 
TABLE I 
 CHARACTERISTICS OF THE OPERATIONAL AMPLIFIER 
 
Fabrication Process TSMC 0.35um 2p4M 
DC Gain 76.43 dB 
Unity Gain Frequency 162 Mhz 
Phase Margin 79° 
Slew Rate 180v/usec 
Settling Time 33 ns (0.1%) 
Capacitor Load 2.5 pF 
Common-mode Range 0 V ~ 2.3V 
Output Range 0.5 V~2.5 V 
Supply Voltage 3 V 
Power Consumption 7 mW 
 
The output of each conversion cycle goes through a digital 
correction process that sums the output of two consecutive 
cycles to average out the error of the three-level comparator.  
The timing control unit and an arithmetic unit are used in the 
digital correction process.  They are designed using standard 
clock generator, half/full adder, filp/flop, 3-bit counter and 
register circuits.  Figure 4 illustrates the flow of the complete 





Figure 4 Illustration of the flow of the conversion process 
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 III. CORRECTION OF DIFFERENTIAL NON-LINEARITY (DNL)  
 
Simulation has been performed to verify the above design 
with a sampling rate of 1MHz.  Results indicated that the 
signal to noise ratio is about 57 dB which is close to the design 
criterion of 60dB for a 10-bit ADC.  The maximum DNL is 
±0.8LSB with most channels within ±0.3LSB.    
For gamma spectroscopy, the DNL of an ADC is a major 
concern.  The finite gain characteristics of the residual 
amplifier and the mismatching of capacitors mainly limit the 
accuracy and the DNL of the cyclic ADC.  Traditional 
operational amplifier gain enhancement techniques [9] and the 
capacitor ratio independent technique [10], [11] for 
mismatching reduction would complicate the residual 
processor design significantly and thus affect conversion speed 
and power consumption seriously.  Therefore, we employed 
the sliding scale technique to average out statistical error and 
to improve the linearity of ADC.   
The slider consists of a low-resolution digital to analog 
converter (DAC) and a random counter, which is easy to 
implement and is aimed for real time correction.  The DAC is 
constructed using a C-2C charge redistribution structure as 
shown is Fig. 5.  The operational amplifier used in DAC is 
again based on the above folded cascode architecture but with 










Fig. 5.  DAC using C-2C charge redistribution structure  
 
  Simulation indicated that DNL as low as 2% can be 
achieved.  The slider can accomplish a level of accuracy for 
the 10-bit ADC that otherwise would need to use a residual 
amplifier with a gain above 110dB.     
IV. CHIP IMPLEMENTATION RESULT 
The design is implemented using modern 0.35um 2P4M 
CMOS integrated circuit technology.  The most critical part of 
the layout is the operational amplifier.  Guard rings were used 
to surround the amplifier to reduce noise interference.  To 
further reduce the interference from high frequency digital 
signals, the analog circuits and digital circuits are separated by 
putting capacitor blocks in between.  The capacitors are 
manufactured in multiples of 0.1 pF to have a better matching 
property and noise immunity. Figure 6 demonstrates the layout 














   
 
Fig. 6.  Layout of residual processor block. 
 
In the present ADC, lots of capacitors were used for 
switching capacitor circuits and the DAC.  Binary ratio was 
used and common centroid array were designed to reduce chip 
area and to maintain the accuracy of the capacitance ratio.  
Figure 7 illustrates the layout of the slider block.  Other digital 
circuits were closely packed to reduce chip area.  The overall 
circuit layout design and chip implementation are shown in 
Figs. 8 and 9 respectively.      
 
 
 Fig. 7.  Layout  of  the slider block. 
 
Figure 10 is the arrangement of the test instruments for 
performance evaluation.  The measured data are analyzed 
using MATLAB software to obtain signal to noise ratio of the 
operational amplifier and the integral as well as the differential 
non-linearity of  DAC and ADC.  Figure 11 shows the result of 
the differential non-linearity.  The maximum DNL is about 
0.15 LSB that is larger than we expected.  One reason is due to 
the relatively large DNL of the low resolution DAC, which 
gives a maximum DNL about 0.2 LSB.  The other sources of 
errors come from the mismatching of capacitors and 
differential pairs.  Further study is going on to reduce such 
effects.  The overall circuit power consumption is less than 100 
mW with a 3V power supply that is well suited for portable 
measurement and remote sensing applications.  

























Fig. 11.  Overall differential non-linearity of the ADC 
V. CONCLUSION 
The paper presents the design of a two-stage pipelined 
cyclic analog to digital converter for gamma spectroscopy.  
The ADC has achieved a high resolution of 1 mV and can 
operate at a sampling frequency above 1 MHz. To meet the 
above operational condition, the present architecture greatly 
simplifies the design of comparators used in conventional 
successive approximation ADCs.   The unit-gain bandwidth of 
operational amplifiers and the mismatching of passive 
components mainly limit the accuracy and the differential non-
linearity of the proposed ADC.   We applied the sliding scale 
technique to reduce such effects and has improved DNL 
significantly. The design is implemented using modern 0.35um 
2P4M CMOS integrated circuit technology.  The overall 
circuit power consumption is less than 100 mW operated with 
a 3V power supply, that is well suited for portable 
measurement and remote sensing applications.  For 
applications require higher resolution and lower DNL, further 
study is needed to lower the uncertainty of the DAC circuit and 
the mismatching effect of capacitors.   
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